

AMENDMENTS TO THE CLAIMS:

This listing of claims replaces all prior versions and listings of claims in the application:

LISTING OF CLAIMS:

1. (Currently Amended) A device for converting data sequences between frame relay format (FR) and asynchronous transfer mode (ATM) format, comprising:

an FR communication module for connecting to at least one FR communication link;

an ATM communication module for connecting to an ATM communication link;

a central computer for controlling said FR communication module and said ATM communication module; and

a buffer memory, which is connected via an internal communication link to said central computer, said FR communication module and said ATM communication link, the buffer memory being configured to store FR data sequences from the FR communications module and ATM data sequences from the ATM communications module.

2. (Currently Amended) A ~~conversion~~ device according to claim 1, wherein said internal communication link ~~is~~ comprises a bus link.

3. (Currently Amended) A ~~conversion~~ device according to claim 2, wherein said bus link is comprises a PCI bus link

4. (Currently Amended) A ~~conversion~~ device according to claim 1, wherein said internal communication link comprises two separate bus links for driving said FR communication module.

5. (Currently Amended) A ~~conversion~~ device according to claim 1, wherein said central computer controls data transmission between said FR communication module, said ATM communication module, said central computer and said buffer memory.

6. (Currently Amended) A ~~conversion~~ device according to claim 1, wherein said buffer memory comprises a reception unit and a transmission unit.

7. (Currently Amended) A ~~conversion~~ device according to claim 6, further comprising an additional central computer which controls ~~controls is a~~ conversion of ~~said~~ data sequences from the FR format into the ATM format; ~~and~~

wherein said additional central computer controls a conversion of said data sequences from ~~the~~ FR format into ~~the~~ ATM format.

8. (Currently Amended) A method for converting data sequences from ~~an FR~~ a frame relay (FR) format into an asynchronous transfer mode (ATM) ATM format, the method comprising ~~the steps of:~~

~~providing a conversion device, comprising an FR communication module, an ATM communication module, a central computer, and a buffer memory;~~

connecting ~~said~~ an FR communication module to an FR communication link;

connecting ~~said~~ an ATM communication module to an ATM communication link;

controlling, with ~~said~~ a central computer, said FR communication module and said ATM communication module;

reading in FR data sequences into said FR communication module as read-in data;

storing said read-in data in ~~said~~ a buffer memory;

converting said stored read-in data into ATM format;

reading out said read-in data as read-out data converted into ATM format via said ATM communication module; and

~~providing a non-interrupted operation of said central computer by said read in and read out process into/from said buffer memory~~

wherein reading in read-in data into the buffer memory or reading out read-out data from the buffer memory does not interrupt an operation of the central computer.

9. (Currently Amended) A method for converting data sequences from an asynchronous transfer mode (ATM) ATM format into ~~an FR~~ a frame relay (FR) format comprising ~~the steps of:~~

~~providing a conversion device, comprising an FR communication module, an ATM communication module, a central computer, and a buffer memory;~~

connecting ~~said~~ a FR communication module to an FR communication link;

connecting ~~said~~ a ATM communication module to an ATM communication link;

controlling, with said central computer, said FR communication module and said ATM communication module;

reading in and desegmenting an ATM data sequence in said ATM communication module as read-in data;

storing said read-in data in ~~said~~ a buffer memory;

converting said stored read-in data into FR format;

reading out said ~~same~~ read-in data as read-out data converted into FR format from said buffer memory via said FR communication module; and

~~providing a non-interrupted operation of said central computer by said read-in and process into/from said buffer memory~~

wherein reading in read-in data into the buffer memory or reading out read-out data from the buffer memory does not interrupt an operation of the central computer.

10. (New) A device for converting data sequences between frame relay format (FR) and asynchronous transfer mode (ATM) format, comprising:

an FR communication module for connecting to at least one FR communication link;

an ATM communication module for connecting to an ATM communication link;

a central computer for controlling said FR communication module and said ATM communication module; and

a buffer memory, which is connected via an internal communication link to said central computer, said FR communication module and said ATM communication link;

wherein said internal communication link comprises two separate bus links for driving said FR communication module.

11. (New) The device of claim 10, wherein said internal communication link comprises a bus link.

12. (New) The device of claim 11, wherein said bus link comprises a PCI bus link

13. (New) The device of claim 10, wherein said central computer controls data transmission between said FR communication module, said ATM communication module, said central computer and said buffer memory.

14. (New) The device of claim 10, wherein said buffer memory comprises a reception unit and a transmission unit.

15. (New) A device for converting data sequences between frame relay format (FR) and asynchronous transfer mode (ATM) format, comprising:

an FR communication module for connecting to at least one FR communication link;  
an ATM communication module for connecting to an ATM communication link;  
a central computer for controlling said FR communication module and said ATM  
communication module;

a buffer memory, which is connected via an internal communication link to said central  
computer, said FR communication module and said ATM communication link; and

an additional central computer which controls conversion of data sequences from the FR  
format into the ATM format;

wherein said additional central computer controls conversion of said data sequences from  
FR format into ATM format and said buffer memory comprises a reception unit and a  
transmission unit

16. (New) The device of claim 15, wherein said internal communication link comprises a  
bus link.

17. (New) The device of claim 16, wherein said bus link comprises a PCI bus link

18. (New) The device of claim 15, wherein said central computer controls data  
transmission between said FR communication module, said ATM communication module, said  
central computer and said buffer memory.

19. (New) The method of claim 8, wherein said internal communication link comprises a bus link.

20. (New) The method of claim 19, wherein said bus link comprises a PCI bus link

21. (New) The method of claim 8, wherein said central computer controls data transmission between said FR communication module, said ATM communication module, said central computer and said buffer memory.

22. (New) The method of claim 8, wherein said buffer memory comprises a reception unit and a transmission unit.

23. (New) The method of claim 9, wherein said internal communication link comprises a bus link.

24. (New) The method of claim 23, wherein said bus link comprises a PCI bus link

25. (New) The method of claim 9, wherein said central computer controls data transmission between said FR communication module, said ATM communication module, said central computer and said buffer memory.

Applicant : Ludwig Schweiger  
Serial No. : 09/622,564  
Filed : August 18, 2000  
Page : 9 of 13

Attorney's Docket No.: 12758-  
060US1 / 1998P01205WOUS

26. (New) The method of claim 9, wherein said buffer memory comprises a reception unit and a transmission unit.